Declaration page 1 of 2 10/631,328

DOCKET NO. 00-253/1D 81605(6653)

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): NAGARAJAN, Kumar

et al.

Serial No.: 10/631,328

Filed: July 30, 2003

For: BALANCED COEFFICIENT OF

EXPANSION FOR FLIP CHIP

BALL GRID ARRAY

Art Unit: 2824

Examiner: Smith, Bradley K.

#### CERTIFICATE OF TRANSMISSION/MAILING

I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 or the date below.

10 23 2004 TOUDEN

Rhonda L. Mason

# DECLARATION UNDER 37 C.F.R. § 1.131

We, KUMAR NAGARAJAN, ZAFER KUTLU and SHIRISH SHAH, hereby declare as follows:

- 1. We are the co-inventors of the invention disclosed and claimed in the subject application, which is a divisional of Serial No. 09/680,759, now U.S. Patent 6,639,321 B1;
- 2. We submitted a copy of the invention disclosure attached hereto for "CTE BALANCED FLIP CHIP BGA" to LSI Logic Corporation before the filing date of August 30, 2000, of U.S. Patent 6,441,499 B1 by Nagarajan, et al.;
  - 3. We conceived the invention disclosed in the

Declaration page 2 of 10/631,328

DOCKET NO. 00-253/1D 81605(6653)

attached invention disclosure in the United States of America;

4. The undersigned further declare that all statements made herein of our own knowledge are true; and that all statements not based on our own knowledge are believed to be true; and further that these statements were made with the knowledge that willful false statements are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code.

······································
SIGNATURE
KUMAR NAGARAJAN
SIGNATURE
ZAFER KUTLU
SIGNATURE

SHIRISH SHAH

Declaration page 1 of 2 10/631,328

DOCKET NO. 00-253/1D 81605(6653)

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): NAGARAJAN, Kumar

et al.

Serial No.: 10/631,328

Filed: July 30, 2003

For: BALANCED COEFFICIENT OF

EXPANSION FOR FLIP CHIP

BALL GRID ARRAY

Art Unit: 2824

Examiner: Smith, Bradley K.

CERTIFICATE OF TRANSMISSION/MAILING

I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to:

Commissioner for Paterns P.O. Box 1450, Alexandria,

VA 22313-1450 on the date below.

Rhonda L. Mason

### DECLARATION UNDER 37 C.F.R. § 1.131

We, KUMAR NAGARAJAN, ZAFER KUTLU and SHIRISH SHAH, hereby declare as follows:

- 1. We are the co-inventors of the invention disclosed and claimed in the subject application, which is a divisional of Serial No. 09/680,759, now U.S. Patent 6,639,321 B1;
- 2. We submitted a copy of the invention disclosure attached hereto for "CTE BALANCED FLIP CHIP BGA" to LSI Logic Corporation before the filing date of August 30, 2000, of U.S. Patent 6,441,499 B1 by Nagarajan, et al.;
  - 3. We conceived the invention disclosed in the

Declaration page 2 of 10/631,328

DOCKET NO. 00-253/1D 81605(6653)

attached invention disclosure in the United States of America:

4. The undersigned further declare that all statements made herein of our own knowledge are true; and that all statements not based on our own knowledge are believed to be true; and further that these statements were made with the knowledge that willful false statements are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of

the United States Code.

/s/	
DATE	SIGNATURE

KUMAR NAGARAJAN

DATE SIGNATURE

DIME!

5/25/04

ZAFER KUTLU

DATE SIGNATURE SHIRISH SHAH

	. 3		1 253	
	ĻS	GOGIC - INVEN ON DISCLOSURE FORM	Disclosure No. P-	
1. 1	INVE	NTOR(S)		
	A.	NAMÉ: Kumar Nagarajan WS - F124	EXT. 7317	
		HOME ADDRESS: 1448 Sirchmeadow Lane, San Jose, CA - 96131	HOME PHONE: 408-428-0893	
	<u> </u>		CITIZENSHIP: India	
	В.	NAME: Zafer Kuttu M/S F-124	EXT. 7020	
		HOME ADDRESS: 1230 Middle-Ave., Menio Park, CA 94305	HOME PHONE: 650-322-7545 Citizenship: USA	
	C.	NAMID: Shirish Shah M/S - F-124	EXT: 6331 Home Phone: 510-494-0886	
		HOME ADDRESS: 5727 Oleander Common, Framont, CA 94555	CITIZENSHIP: India	
	D.	DIVISION, DEPARTMENT, SUBSIDIARY: ADVANCED PROCESS DEVELOPMENT	and an analysis of the second	
		DIRECTOR: John McCormick/Ed Fulcher	VICE PRESIDENT: Manlam Alagaratnam	
2	THE	OF THE INVENTION		
	MUS	BE RELEVIOUR CTE Balenced Filp Chip BGA		
3.	CON	EPTION OF THE INVENTION		
	A.	DATE OF FIRST DRAWING	3/18/00	
	<u> </u>	WHERE CAN FIRST DRAWING BE FOUND?	Enggr	
	В.	DATE OF FIRST WRITTEN DESCRIPTION	3/18/00	
	<u> </u>	WHERE IS DESCRIPTION FOUND?		
•	C.	DATE OF FIRST CRAL DISCLOSURE TO OTHERS	3/15/00	
		TO WHOM?		
4.	CONS	TRUCTION OF DEVICE		
ı	A	DATÉ COMPLÉTED	3/18/00	
	В.	WAS PROTOTYPE MADE?	No	
İ	C.	BY WHOM MADE?		
	!			
INVENTO	ORS:	RECE May o	T ST LOCAL	
		LSI LOGI INTELLEGE (IAL A	C CORP.	
		4/2	.દ∫૦૨	
		Zafu S. Kutlu DATE 1/2	9/00	
WITNESS	READ 4	ND UNDERSTOOD BY:	28/00.	
PRINT)		sland V Deachi Imma		
PRINT)		IVIII TOOLI GIGM	1100	
EACH PA			71/00	
		WHICH INFORMATION IS ENTERED SHOULD BE SIGNED AND WITNESSED) (RETURN COMPLETED FORM TO INTERENT - MS D-108) THIS DOCUMENT IS LSI LOGIC CONFIDENTIAL WHEN COMPLETED.		
PAGE	14/20 ° R	CVD AT 6/23/2004 2:41:51 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/3 * DNIS:8729306 * CSID:8585	520095 * DURATION (mm-ss): 05-26	

	LS	LOGIC - INVENT ON DISCLOSURE FORM	Disclosure N	io. P-		
	D.	WHERE CAN PROTOTYPE BE FOUND?				
5.	TEST	OF DEVICE				
	Α,	DATE				
	В.	WITNESS				
	C.	RESULT				
6.	SALE					
	Α_	WAS INVENTION SOLD?	YES	NO		
	B	DATE OF FIRST SALE				
7.	USE					
	A	IS THE INVENTION PRESENTLY BEING USED?	YES	(NO)		
	₽.	ARE THERE SPECIFIC PLANS FOR ITS USE IN THE NEAR FUTURE?	(FES)	NO		
а.	RELATED PRINTED PUBLICATIONS, PATENTS, PATENT APPLICATIONS.					
9.	WAS	INVENTION				
	Α.	CONCEIVED DURING PERFORMANCE OF GOVERNMENT CONTRACT?	YES	NO		
	В.	CONSTRUCTED DURING PERFORMANCE OF GOVERNMENT CONTRACT?	YES	(NO)		
	C.	TESTED DURING PERFORMANCE OF GOVERNMENT CONTRACT?	YES	NO		
	D.	CONTRACT NUMBER				
10.	WAS	INVENTION				
	Α.	CONCEIVED DURING PERFORMANCE OF CUSTOMER CONTRACT?	(ES)	NO		
	В.	CONSTRUCTED DURING PERFORMANCE OF CUSTOMER CONTRACT?	YES	NO		
	C.	TESTED DURING PERFORMANCE OF CUSTOMER CONTRACT?	A YES	<u>00</u>		

INVENTORS:	
	LSI LOGIC
XH21-	4/28/00
Zahr 3. Kuter	DATE 4/29/00
- Dhimin shah	DATE 4/28/00
WITNESS, READ AND UNDERSTOOD BY:	
(PRINT) KISLUZ V. DOSKI (SIGN)	DATE 5/1/00
(PRINT) MUKUL TOSHI (SIGN)	DATE OS/OI/OU
(BACH PAGE UPON WHICH INFORMATION IS ENTERED SHOULD BE SIGNED AND WITNESSED) PROPERTY DEPARTMENT - M/S D-106)  THIS DOCUMENT IS LSI LOGIC CONFIDENTI	(RETURN COMPLETED FORM TO INTELLECTUAL MAIN COMPLETED.
PAGE 15/20 * RCVD AT 6/23/2004 2:41:51 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF	F-1/3 * DNIS:8729306 * CSID:8585520095 * DURATION (mm-ss):05-26

•	LS	I LOGIC - INVENS ON DISCLOSURE FORM	Disclosure No. P-
	D.	CUSTOMER NAME	SUN MICROSYSTEMS
THIS S SKETO SHOU	)ESCRII CHES, F ILD FOF	IPTION OF THE INVENTION SHOULD BE WRITTEN IN THE INVENTOR'S OWN WORDS AND PRINTS, PHOTOS AND OTHER ILLUSTRATIONS, AS WELL AS REPORTS OF ANY NATURE RM A PART OF THIS DISCLOSURE AND REFERENCE CAN BE MADE THERETO IN THE DE	ID GENERALLY SHOULD FOLLOW THE OUTLINE GIVEN BELOW. IE IN WHICH THE INVENTION IS REFERRED TO, IF AVAILABLE, ESCRIPTION OF CONSTRUCTION AND OPERATION.
·		USE THE ATTACHED SHEETS TO ANSWER THE FOLLOW (Attent) Engineering Reports or other documentation	DWING QUESTIONS. 1 to this form.)
1.	GEN	NERAL PURPOSE OF THE INVENTION. STATE IN GENERAL TERMS THE OBJECTS OF THE	IE INVENTION.
2.	DES	CRIBE OLD METHOD(S), IF ANY, OF PERFORMING THE FUNCTION OF THE INVENTION.	
а.	INDK	CATE THE DISADVANTAGES OF THE OLD METHOD(S).	
4.	DES	CRIBE THE CONSTRUCTION OF YOUR INVENTION, SHOWING THE CHANGES, ADDITIONS	NS AND IMPROVEMENTS OVER THE OLD METHOD.
5.	GIVE	E DETAILS OF THE OPERATION IF NOT ALREADY DESCRIBED UNDER 4.	
6.	STAT	TE THE ADVANTAGES OF YOUR INVENTION OVER WHAT HAS BEEN DONE BEFORE.	
7.	INDIC	CATE ANY ALTERNATE METHOD OF CONSTRUCTION.	
е.	IFA	JOINT INVENTION, INDICATE WHAT CONTRIBUTION WAS MADE BY EACH INVENTOR.	
9.	FEAT	TURES WHICH ARE BELIEVED TO BE NEW.	
10.	STAT	TE OPINION OF RELATIVE VALUE OF THE INVENTION.	
11	AFTE PRO	ER THE DISCLOSURE IS PREPARED, IT SHOULD BE SIGNED BY THE INVENTOR(S) AND TO VIDED AT THE BOTTOM OF EACH SHEET.	THEN READ AND SIGNED BY TWO WITNESSES IN THE SPACE

INVENTORS:		
		LSI LOGIC
324 5 46 10	4/28/00	,
WITNESS, READ AND UNDERSTOOD BY:	DATE 4/29/00  DATE 4/29/00	
(PRINT) SIGNULU. DOSEN (SIGN)	DATE 11100	
(PRINT) MUKUL JOSH) (SIGN) (P).  (EACH PAGE UPON WHICH INFORMATION IS ENTERED SHOULD BE SIGNED AND WITNESSED) (RET PROPERTY DEPARTMENT - M/S D-108) THIS DOCUMENT IS LSI LOGIC CONFIDENTIAL IS	DATE OS ONO C	
PAGE 16/20 * RCVD AT 6/23/2004 2:41:51 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/3	* DNIS:8729306 * CSID:8585520095 * DURATI	ON (mm-ss):05-26

LSI LOGIC - INVENT ON DISCLOSURE FORM

Disclosure No. P-

## G n ral Purpos:

The general purpose of the invention is to create a robust flip chip package design. Traditional flip chip package design involves the use of 29 mil thick silicon attached to a laminate substrate using eutectic solder bump. This kind of package design has an inherent CTE mismatch between the die (3.5 ppm) and the substrate (16 ppm) and for this reason, an adhesive material (underfill) is used to absorb th stresses on the bump due to the CTE mismatch. However, the use of underfill material has several disadvantages such as poor material adhesion between the underfill and passivation resulting in delamination of the material and subsequent cracking of the solder bumps, difficulty in filling very small gaps (driven by decrease in bump pitch), air bubbles in underfill propagate bump cracks, flux contamination of underfill material causes change in underfill properties and leads to delamination of the underfill layer, etc.

This invention proposes to eliminate CTE mismatch between the substrate and the die by first reducing the thickness of the die and then building several thin film layers of increasing CTE on the die. The thin films would have progressively increasing CTE from the die towards the substrate. This progressive CTE increase would help minimize the CTE mismatch between the individual layers and at the same time would increase the composite CTE of the die-thinfilms to that of the substrate. This increase in the composite CTE of the die-thinfilm reduces the mismatch with the substrate and hence promotes a reliable solder joint with the substrate.





Figure 1: CTE Balanced Flipchip BGA

INVENTORS:		
		LSI LOGIC
XHII-	4/28/00	
Zapr S. Kerten	DATE 4/29/00	
- Slimsin serals	DATE 4/28/00 .	
WITNESS, READ AND UNDERSTOOD BY:		
(PAINT) Lisher V. Desai (SIGM)	DATE 5/1100	
(PRINT) MUKUL JOSHI (SIGN)	DATE 05/01/00	
(EACH PAGE UPON WHICH INFORMATION IS ENTERED SHOULD BE SIGNED AND WITNESSED) (RETURN COMPROPERTY DEPARTMENT - M/S D-106)  THIS DOCUMENT IS LSI LOGIC CONFIDENTIAL WHEN CO	ELECTED FORM TO WELL FORMAN	



Figur 2: CTE Balanced Flip Chip BGA - option 2

In option 2 shown in figure 2, the thin film layers of progressively increasing CTE are used to bond the die to the substrate. This would help minimize the CTE mismatch between the die and the substrate and increase bump fatigue life. In this construction, no underfill material is required.

#### **Old Construction:**

The old construction shown in figure 2 consists of a chip which is attached to the substrate with an underfill epoxy material filling the gap between the die and the substrate. The substrate and the die warp due to the CTE mismatch between the die and the substrate and the die-underfill interface is under residual stresses due to the CTE mismatch

INVENTORS:			
			rsi rocic.
XH21-		4/28/00	
3ahr S. Kert	lu	DATE 4/29/00	
Shinsin	Shah	DATE AJSE OTO	
WITNESS, READ AND UNDERSTOOD BY:		- 11 1	
(PAINT) Kishok V. Desai	(SIGN)	DATE 5/1/06	
(PRINT) MUKUL JOSHI	(SIGN)	DATE 05/01/00	
(EACH PAGE UPON WHICH INFORMATION IS ENTERED PROPERTY DEPARTMENT - M/S D-106) THIS DOC	SHOULD BE SIGNED AND WITNESSED) (RETURN COM CUMENT IS LIST LOGIC CONFIDENTIAL WHEN CO	PLETED FORM TO INTELLECTUAL	




Figure 2: Old construction

## Disadvantages:

- 1. Inherent stresses in the package due to CTE mismatch between the die and the substrate
- 2. Underfill operation is required to absorb the stresses on the solder joints due to CTE mismatch.
- 3. Underfill adhesion to the die passivation and the solder mask is a concern
- 4. Underfill voids can potentially cause solder extrusions and shorting of solder bumps.
- 5. High flip chip bump density is difficult to achieve due to limitation of bump height and underfill gap.
- 6. For low underfill gaps, the underfill flow is inhibited by flux residues.
- 7. High flux to underfill volume ratio for low gaps causes die-underfill delamination.

## Advantages of new construction:

- 1. Minimal CTE mismatch between the die and substrate
- 2. Use of underfill is optional for protection of the circuitry
- 3. Die-underfill/underfill-substrate adhesion is not critical to the functionality of the package
- 4. The CTE balancing minimizes the thermal stresses in the package and hence increases the package robustness.
- 5. Very high flip chip bump densities and lower bump pitches can be supported using this package.
- 6. The number of I/Os on the die could be increased within physical limitations.
- 7. Very large dies could be soldered on laminate substrates without any solder joint stress issues.

INVENTORS:			
			LSI LOGIC
XHI		4/28/00	
Zahi S. Kut	la	DATE 4 /29/00	1
نصيناك	such	DATE 4128/07)	]
WITNESS, READ AND UNDERSTOOD BY:	• •		1
(PRINT) - ishor V. Desai 1	sign)	DATE 5/1/00	1
PRINT) MUKUL JOSHI (	SIGN)	DATE - 5 JOI /00	
(EACH PAGE UPON WHICH INFORMATION IS ENTERED SH PROPERTY DEPARTMENT - M/S D-108) THIS DOCUMENT - THE PROPERTY DEPARTMENT - M/S D-108	OULD BE SIGNED AND WITNESSED) (RETURN COMP MENT IS LSI LOGIC CONFIDENTIAL WHEN COM	FTED SORM TO INTELLECTUAL	

PAGE 19/20 \* RCVD AT 6/23/2004 2:41:51 PM [Eastern Daylight Time] \* SVR:USPTO-EFXRF-1/3 \* DNIS:8729306 \* CSID:8585520095 \* DURATION (mm-ss):05-26-

Ideas

Ideas

LSI LOGIC -	INVENT	DISCLOSURE	FORM	Disclosure No. P-
Contribution:				

# Value of the Invention:

Shirish Shah

Kumar Nagarajan Ideas Zafer Kutlu Ideas

The invention would help create a highly reliable flip chip package since the package is balanced in terms of stress

INVENTORS:		
		LSI LOGIC
X	4/28/00	
3 ahr S. Kutu	DATE 4/29/50	
Shinsin Shahi	DATE 4/28/00	
WITNESS, READ AND UNDERSTOOD BY:	•	
(PRINT) Kishop, V. Desce (SIGN) Ky	DATE 5/1/00	
(PRINT) MUKUL JOSHI (SIGN) (B)	DATE 05 03/00	]
(EACH PAGE UPON WHICH INFORMATION IS ENTERED SHOULD BE SIGNED AND WITNESSED) (RETURN CONPROPERTY DEPARTMENT - WS D-108)  THIS DOCUMENT IS LSI LOGIC CONFIDENTIAL WHEN COMPAGE 20/20* RCVD AT 6/23/2004 2:41:51 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/3 * DNIS:872	MPLETED,	1